

WORLD INTELLECTUAL PROPERTY ORGANIZATION International Bureau





INTERNATIONAL APPLICATION PUBLISHED UNDER THE PATENT COOPERATION TREATY (PCT)

(51) International Patent Classification 6: H01R 9/09, H05K 7/02, H01L 23/485

A1

(11) International Publication Number:

WO 96/22620

(43) International Publication Date:

25 July 1996 (25.07.96)

(21) International Application Number:

PCT/US95/16704

(22) International Filing Date:

28 December 1995 (28.12.95)

(30) Priority Data:

374,421

19 January 1995 (19.01.95)

US

(71) Applicant: CUBIC MEMORY, INC. [US/US]; 27 Janis Way, Scotts Valley, CA 95066 (US).

(72) Inventors: PEDERSEN, David, V.; 6 Sterling Lane, Scotts Valley, CA 95066 (US). FINLEY, Michael, G.; 580 Weymouth, Cambria, CA 93248 (US). SAUTTER, Kenneth, M.; 771 N. Fair Oaks Avenue #6, Sunnyvale, CA 94086 (US).


(74) Agents: BALDWIN, Stephen, E. et al.; Poms, Smith, Lande & Rose, Suite 3800, 2029 Century Park East, Los Angeles, CA 90067 (US).

(81) Designated States: AL, AM, AT, AU, AZ, BB, BG, BR, BY. CA, CH, CN, CZ, DE, DK, EE, ES, FI, GB, GE, HU, IS, JP, KE, KG, KP, KR, KZ, LK, LR, LS, LT, LU, LV, MD, MG, MK, MN, MW, MX, NO, NZ, PL, PT, RO, RU, SD, SE, SG, SI, SK, TJ, TM, TT, UA, UG, UZ, VN, ARIPO patent (KE, LS, MW, SD, SZ, UG), European patent (AT, BE, CH, DE, DK, ES, FR, GB, GR, IE, IT, LU, MC, NL, PT, SE), OAPI patent (BF, BJ, CF, CG, CI, CM, GA, GN, ML, MR, NE, SN, TD, TG).

Published

With international search report.

(54) Title: CONDUCTIVE EPOXY FLIP-CHIP



(57) Abstract

A method and apparatus for producing a multichip package comprising semiconductor chip (10) and a substrate (12). The semiconductor chip (10) includes conventional inner bond pads (16) that are rerouted to other areas on the chip (10) to facilitate connection with the substrate (12). The inner bonds (16) are rerouted by covering the chip (10) with a first insulation layer (26) and opening the first insulation layer (26) over the inner bond pads (16). A metal layer (22) is then disposed over the first insulation layer (26) in contact with the inner bond pads (16). A second insulation layer (28) is disposed over the metal layer (22), and the second insulation layer (28) is opened to expose selected portions (38) of the metal layer (22) for form external connection points (18). Electrically conductive epoxy (14) is then disposed between the external c nnecti n points (18) of the semiconductor chip (10) and the terminals of the substrate (12), thereby electrically connecting the semiconductor chip to the substrate (12).

relicing yorking

BNSDOCID: <WO 9622620A1 | >

FOR THE PURPOSES OF INFORMATION ONLY

Codes used to identify States party to the PCT on the front pages of pamphlets publishing international applications under the PCT.

AM	Armenia	GB	United Kingdom	MW	Malawi
AT	Austria	GE	Georgia	MX	Mexico
AU	Australia	GN	Guinea	NE	Niger
BB	Barbados	GR	Greece	NL	Netherlands
BE	Belgium	HU	Hungary	NO	Norway
BF	Burkina Faso	IE	Ireland	NZ	New Zealand
BG	Bulgaria	IT	Italy	PL	Poland
BJ	. Benin	JP	Japan	PT	Portugal
BR	Brazil	KE.	Kenya	RO	Romania
BY	Belarus	KG	Kyrgystan	RU	Russian Federation
CA	Canada	KP	Democratic People's Republic	SD	Sudan
CF	Central African Republic		of Korea	SE	Sweden
CG	Congo	KR	Republic of Korea	SG	Singapore
CH	Switzerland	KZ	Kazakhstan	SI	Slovenia
a	Côte d'Ivoire	u	Liechsenstein	SK	Slovakia
CM	Cameroon	LK	Sri Lanka	SN	Senegal
CN	China	LR	Liberia	\$Z	Swaziland
cs	Czechoslovakia	LT	Lithuania	TD	Chad
CZ	Czech Republic	LU	Luxembourg	TG	Togo
DE	Germany	LV	Larvia	TĴ	Tajikistan
DK	Denmark	MC	Monaco	TT	Trinidad and Tobago
EE	Estonia	MD	Republic of Moldova	UA	Ukraine
ES	Spain	MG	Madagescar	UG	Uganda
Fi	Finland	ML	Mali	US	United States of America
FR	Prince	MN	Mongolia	UZ	Uzbekistan
GA	Gabon	MR	Mauritania	VN	Viet Nam

WO 96/22620 PCT/US95/16704

CONDUCTIVE EPOXY FLIP-CHIP

CROSS-REFERENCE TO RELATED PATENT APPLICATION

The present application is a continuation-in-part of application Ser. No. 08/265,081, entitled "Vertical Interconnect Process for Silicon Segments," filed on June 23, 1994, and assigned to the assignee of the present application.

BACKGROUND OF THE INVENTION

The present invention relates to the production of 10 memory modules, and more particularly to a method and apparatus for attaching integrated circuit chips to printed circuit boards.

There is an almost insatiable demand for additional semiconductor memory in personal computing applications.

The usual practice is for systems manufacturers to ship personal computer systems with a minimum amount of memory installed and provide a way for the owners to add additional memory as their needs dictate. This protects the manufacturer from sometimes being on the wrong side of a price swing in the volatile semiconductor memory market and also lowers the price of the system being sold.

This practice creates a huge market for low cost, reliable memory modules that can be installed after the initial sale, either by users or other individuals that are not necessarily skilled in the art of computer hardware modification.

The physical need for this market has been met with memory modules such as the 88 pin Personal Computer Memory Card International Association (PCMCIA) card and a variety of Single In-line Memory Modules (known as SIMMs). These devices typically include a printed circuit board (PCB) and a number of discrete integrated circuit memory chips connected to the PCB in a manner that allows the PCB to be easily installed in a computer system.

One problem with the current technology is cost, since users are looking for the lowest cost solution to their memory storage needs. Current technology generally

25

provides two methods of manufacturing memory modules. common method is to first package individual semiconductor chips into individual plastic packages, test each chip, and then attach the packages to a PCB, using a multi-step process. The multi-step process includes the steps of attaching the chips to a lead frame, connecting wires to the frame, injection molding the frame, plating the leads with tin, deflashing the molding compounds, bending the leads, testing the package, and Obviously, this multi-step process is both cumbersome and expensive.

Another method for manufacturing memory modules is commonly referred to as "flip chip" technology, which utilizes solder balls to solder chips face-down on a 15 substrate. Flip chips are typically used to create multichip memory modules. One disadvantage of conventional flip chips is that the thermal expansion/contraction properties of the materials used in the manufacturing process must be matched closely to prevent damage to the 20 flip chips during use. Another disadvantage is that standard visual inspections cannot be performed on the flip chips, because the flip chips are attached face-down on the substrate, covering the connection with the substrate.

SUMMARY OF THE INVENTION

Accordingly, it is an object of the present invention to provide an improved method and apparatus for reducing the steps and cost associated with manufacturing multichip modules.

The present invention provides a method and apparatus for producing a multichip package comprising semiconductor chip and a substrate. The semiconductor chip includes conventional inner bond pads that are rerouted to other areas on the chip to facilitate connection with the substrate. The inner bonds are rerouted by covering the chip with a first insulation layer and opening the first insulation layer over the inner bond pads. A metal layer

is then disposed over the first insulation lay r in contact with the inner bond pads. A second insulation layer is disposed over the metal layer, and the second insulation layer is opened to expose selected portions of the metal layer to form external connection points. Electrically conductive epoxy is then disposed between the external connection points of the semiconductor chip and the terminals of the substrate, thereby electrically connecting the semiconductor chip to the substrate.

10 Other objects, features and advantages of the present invention will become apparent from the following detailed description when taken in conjunction with the accompanying drawings.

BRIEF DESCRIPTION OF THE DRAWINGS

The accompanying drawings, which are incorporated in and form a part of this specification, illustrate embodiments of the invention and, together with the following detailed description, serve to explain the principles of the invention:

FIG. 1A is diagram illustrating a semiconductor chip according to a first preferred embodiment of the present invention.

FIG. 1B is a cross-sectional view of a semiconductor chip that is attached face-down on a PCB using electrically conductive epoxy in accordance with one preferred embodiment of the present invention.

FIG. 2 is diagram illustrating a conventional silicon wafer.

FIG. 3 is a top view of a chip showing the positions of external connection points according to the first preferred embodiment of the present invention.

FIG. 4 is side view of a PCB, which is used to create a memory module according to the first preferred embodiment of the pres nt invention.

20

35

FIG. 5 is a diagram showing the inclusion of glass spheres 42 into conductive epoxy in order to maintain a distance between a chip and a PCB.

FIG. 6 is a diagram depicting a semiconductor chip attached face-up on a PCB using electrically conductive epoxy in accordance with a second preferred embodiment of the present invention.

FIG. 7 is a top view of a chip depicting the positions of external connection points according to the second preferred embodiment of the present invention.

FIG. 8 is side view of a PCB, which is used to create a memory module according to the second preferred embodiment of the present invention.

FIG. 9 is a diagram showing the inclusion of glass 15 spheres 42 into surface mount adhesive, which is used to attach a chip to a PCB.

DETAILED DESCRIPTION OF THE INVENTION

Reference will now be made in detail to the preferred embodiments of the invention, examples of which are illustrated in the accompanying drawings. While the invention will be described in conjunction with the preferred embodiments, it will be understood that they are not intended to limit the invention to those embodiments. On the contrary, the invention is intended to cover alternatives, modifications and equivalents, which may be included within the spirit and scope of the invention as defined by the appended claims.

Referring to FIGS. 1A and 1B, a semiconductor chip 10 is shown according to one preferred embodiment of the present invention. FIG. 1A is a perspective cut-away view of the chip 10 before it is flipped over and attached to PCB 12. FIG. 1B is a cross-sectional view of the chip 10, which is attached face-down on PCB 12 using electrically conductive epoxy 14. The chip 10 includes inner bond pads 16 for supplying power and transmitting data to and from the chip 10 in a conventional manner. Because the inner

bond pads 16 are usually positioned on the chip 10 in dimensions that are to small to allow low cost PCB technology to make reliable contact, the inner bond pads 16 are rerouted to the external connection points 18, which are positioned on the chip 10 with the appropriate size and space. The inner bond pads 16 are re-routed to other areas on the chip 10 using a layer of metal 22, which also forms external connection points 18. The conductive epoxy 14 is applied between the external connection points 18 on the chip 10 and terminals 20 on the PCB 12 to both attach and electrically connect the chip 10 to the PCB 12.

Referring to FIG. 2, the process of rerouting inner bond pads 16 to the external connection points 18 of the present invention will be described, beginning with a standard wafer 30 which is supplied by a manufacturer. Semiconductor devices, such as memory chips example, are called "die" while in wafer form, and referred to as chips 10 once they are cut-out of the wafer 30. squares on the wafer 30 indicate the locations individual die 32 on the wafer 30. Wafers 30 normally arrive from the manufacturer with non-functioning defective die which are marked with an ink dot 34. Typically, the wafer 30 is made of silicon, but alternate materials are also used, such as gallium arsenide for instance.

Referring to FIGS. 1A, 1B, and 2, the inner bond pads 16 on the chips 10 are usually covered with aluminum. first step in the process of rerouting inner bond pads 16 to the external connection points 18 is to remove the aluminum from the inner bond pads 16 to prevent the formation of an undesirable gold/aluminum compound later on The aluminum is removed from the inner in the process. bond pads 16 using standard lithographic techniques. wafer 30 is coated with photoresist and a slightly oversize bond pads 16 is exposed using image of the inner conventional masking techniques. The photoresist developed away from the inner bond pads 16 and the aluminum

10

15

20

25

10

30

is etched away using conventional semiconductor process techniques.

The next step in the process is to cover the entire wafer 30 with an insulating layer that usually comprises a liquid spin-on material. In a preferred embodiment, the wafer 30 is covered with a polyimide layer 26, although other materials such as spin-on glass, SiO2, Si3N4, etc. may also be used. A set of openings 36 are then made in the polyimide layer 26 over the inner bond pads 16 that are to be used in the final product. While there are many methods that can be used to make the openings 36, in a preferred embodiment, the openings 36 are made using conventional semiconductor processing techniques.

Next, a layer of metal layer 22 is applied to the 15 surface of the wafer 30 and is patterned to allow signals from the inner bond pads 16 to be re-routed to the external contact points 18. Many well-known methods exist for the application and patterning of a metal interconnect layer. In the preferred embodiment of the present invention, a 20 layer of photoresist (not shown) is applied to the wafer and a pattern is developed in the resist such that the resist is removed in the areas that define the intended path of the metal layer 22. After the photoresist is developed, the metal layer 22 is deposited on the chip 10. 25 In a preferred embodiment, the metal layer 22 comprises a 2000 angstrom layer of chromium, a 500 angstrom layer of titanium tungsten, and a 1200 angstrom layer gold.

Once the metal layer 22 is applied to the chip 10, the metal layer 22 is patterned into a desired path by dissolving the photoresist remaining on the wafer 30, which causes the undesired metalization to float away with the dissolved photoresist. This is process is commonly known as a "lift-off" process.

After the metal layer 22 is patterned on the chip 10, 35 the wafer 30 is covered with a second polyimide layer 28 for insulation. A second set of holes 38 are opened in the

15

20

25

second polyimide layer 28 to expose the external contact points 18 formed by the metal layer 22.

Referring now to FIG. 3, the placement of the external connection points 18 on the chip 10 are shown according to the first preferred embodiment of the present invention. In the first preferred embodiment, the external connection points 18 are all positioned on the chip 10 internally from the edges 24 of the chip 10. The inner bond pads 16 included on the chips 10 act as connection points for the following standard signals: address (AO-A9), data (D1-D4), Row Address Strobe (RAS), Column Address Strobe (CAS), Write Enable (WE), Read Enable (OE), power (VCC), ground and ground (VSS).

As shown in FIG. 3, the layer of metal 22 functions to route each inner bond pad 16 to a corresponding external connection point 18 on the chip 10. The external connection points 18 are positioned with the appropriate size and spacing so that reliable and low-cost contact may be made with the external connection points 18 by the conductive epoxy 14 (FIGS. 1A and 1B).

Referring to FIGS. 1A, 1B and 2, after the first polyimide layer 26, the metal layer 22, and the second polyimide layer 26 are applied to the wafer 30, the die 32 are individual cut-out of the wafer 30. The die 32 that were identified as defective during the earlier testing are discarded. The die 32 are cut-out of the wafer 30 using conventional semiconductor wafer sawing and die-picking equipment. After the die 32 are cut-out, they are attached to a PCB 12 in order to create a memory module.

30 FIG. 4 is side view of a PCB 12 used to create a memory module according to the first preferred embodiment of the present invention. The PCB 12 includes positions P1 through P8 for accepting eight chips 10 (FIG. 1A). Each chip position P1-P8 includes a plurality of terminals 20 corresponding to the locations of the external connection points 18 on the chips 10. In order to connect the external connection points 18 of the chips 10 to the

25

terminals 20 on the PCB 12, a controlled amount of conductive epoxy 14 is dispensed on each terminal 20 using commercially available automated epoxy dispense equipment 40.

Referring again to FIGS. 1A and 1B, before a reliable connection can be made to the external connection points 18, the external connection points 18 must be mechanically abraded in such a manner as to create a surface that is rough enough prevent the conductive epoxy 14 from forming an insulating layer, but not so rough as to damage the fragile semiconductor surface of the chip 10. This is accomplished by covering the chips 10 with an abrasive material and then bringing a small artists paint brush alternately into and out of contact with the chips 10 in the region of the external contact points 18.

Referring to FIGS. 1A, 1B and 4, after the external connection points 18 are mechanically abraded, the chips 10 are placed in a fixture (not shown) that aligns the chips 10 with the eight chip positions P1-P8 on the PCB 12. Using the fixture, the chips 10 are then placed face-down on the PCB 12 in contact with the conductive epoxy 14 on the terminals 20. Spring pressure is applied to the fixture to insure that the chips 10 remains in contact with the conductive epoxy 14. After clamping, the entire assembly is heated to 120 C for an hour to cure the conductive epoxy 14.

Referring now to FIG. 5, a cross-sectional view of a chip 10 is shown that has been attached to a PCB 12. A minimum bond line thickness is maintained between the chip 10 and a PCB 12 by mixing a small number of glass spheres 42 of a known size into the conductive epoxy 14, which lies between the external connection points 18 and the terminals 20. The glass spheres 42 are necessary to maintain a distance (D) between the chip 10 and the PCB 12. Otherwise, the chip 10 would be in contact with the PCB 12, and the different thermal expansion rates between the

silicon in the chip 10 and the fiberglass of the of the PCB 12 could damage the chip 10 during use.

The conductive epoxy application of the present invention accomplishes the steps of both attaching chips 10 5 to a PCB 12 as well as electrically connecting the chips 10 to the PCB 12. Stated another way, the conductive epoxy 14 performs the function of both an adhesive and an electrical conductor.

After the chips 10 are attached to the PCB 12 with the 10 conductive epoxy 14, the next step in the process is to burn-in (i.e. test) the PCB 12 by applying electrical power and input signals to the terminals 20 for an extended period of time at an elevated ambient temperature. Following the burn-in operation, the PCB 12 is subjected to an electrical test where its functional and parametric 15 properties are tested. If one or more chips 10 are found to be electrically defective, then they are mechanically removed from the PCB 12. The terminals 20 under the defective chips 10 are cleaned-off, fresh conductive epoxy 20 14 is dispensed on the terminals 20, and a new chips 10 are placed in the terminals 20.

After the PCB 12 is tested, the chips 10 on the PCB 12 are covered with a conformal coating that will protect the chips 10 from mechanical and chemical damage. preferred embodiment, non-conductive epoxy (not shown) is dispensed over the entire surface and around the perimeter of each chip 10, such that there are no exposed areas of The non-conductive epoxy is then cured at 60°C silicon. The final step is to perform a minor for 3 hours. 30 electrical test on the PCB 12 and the PCB 12 is then packed for shipment.

Referring now to FIG. 6, a second preferred embodiment of attaching a chip 10 to a PCB 12 using electrically conductive epoxy 14 is shown. Instead of placing the chip 10 face-down on the PCB 12, the chip 10 is placed face-up on the PCB 12. As described in the first embodiment, the chip 10 is first covered with a polyimide layer 26 for

25

35

insulation. The polyimide layer 26 supports the metal layer 22, which reroutes the inner bond pads 16 of the chip 10 to the external connection points 18. A second polyimide layer 28 covers and insulates the metal layer 22, and a second set of openings 38 are made in the second polyimide layer 28 over the external connection points 18. Conductive epoxy 14 is then dispensed on the external connection points 18, down a beveled edge wall 44 of the chip 10, and on the terminals 20 of the PCB 12, which are located beneath the external contact points 18.

Besides being placed face-up on the PCB 12, the chip 10 of the second preferred embodiment differs from the chip 10 of the first embodiment with respect to the positioning of the external contact points 18 on the chip 10.

15 Referring now to FIG. 7, the placement of the external connection points 18 on the chip 10 are shown according to the second preferred embodiment of the present invention. this preferred embodiment, the external connection points 18 are positioned along the edges 24 of the chip 20 As in the first embodiment, the layer of metal 22 functions to route each inner bond pad 16 corresponding external connection point 18 on the chip 10. The chip 10 includes the same standard inner bond pads 16 as the chip 10 shown in FIG. 3: address (A0-A9), data (D1-25 D4), Row Address Strobe (RAS), Column Address Strobe (CAS), Write Enable (WE), Read Enable (OE), power (VCC), ground and ground (VSS).

Although the external connection points 18 are shown in FIG. 7 along two edges of the chip 10, the external connection points 18 may be located on any number of edges 24 defining the chip 10. The external connection points 18 may even occupy the same edge of the chip 10 that is occupied by the inner bond pads 16. This is accomplished by forming the layer of metal 22 into the external connection points 18 directly over the inner bond pads 16.

Referring to both FIGS. 2 and 6, the beveled edge wall 44 on the chip 10 is created by cutting the die 32 out of

the wafer 30 using a saw blade (not shown) that has an angled cutting surface. Instead of cutting the die 32 from the front, the wafer 30 is sawn through from the back. result is a beveled edge wall 44 that starts at the outer 5 edge 24 of the chip 10 and slopes back toward the center of the chip 10 along all four edges 24 of the chip 10.

After the chip 10 is cut-out of the wafer 30, an insulating layer, such as silicon nitride, is sputtered on the back side of the chip 10 so as to cover the entire 10 backside of the chip 10 including the beveled edges 44. The purpose of this step is to electrically insulate the semiconductor chip 10 from the conductive epoxy 14 that will be applied between the chip 10 and the PCB 12. Without the insulating layer, the epoxy 14 would contact 15 both the terminals 20 on the PCB 12 and the silicon of the chip 10, which would short the chip 10.

One purpose of the beveled edge walls 44 on the chip 10 is to facilitate the sputtering of the silicon nitride along the sides of the chip 10. The silicon nitride could also be applied to the sides of the chip 10 without the beveled edge walls 44. After the back side of the chip 10 is insulated, the chip 10 is attached to a PCB 12.

FIG. 8 is side view of a PCB 12 used to create a memory module according to the second preferred embodiment of the present invention. The PCB 12 includes positions P1 through P8 for accepting eight chips 10. As shown, the terminals 20 in positions P1-P8 are located corresponding to the locations of the external connection points 18 on the chips 10 once the chips 10 are placed on the PCB 12.

To attach the chips 10 to the PCB 12, a conventional surface mount adhesive 46 is dispensed in between the terminals 20 where the chips 10 are to be attached. chips 10 are placed in a fixture (not shown) that aligns the chips 10 with the positions P1-P8 on the PCB 12, and 35 the chips 10 are then placed on the adhesive with enough force to insure a good adhesive bond.

25

30

15

20

Referring to FIG. 9, a side view of a chip 10 attached to a PCB 12 is shown. According to one aspect of the present invention, the bond line thickness between the chips 10 and the PCB 12 is controlled by adding glass spheres 42 of the appropriate diameter to the surface mount adhesive 46. As shown, the glass spheres 42 maintain a distance (D) between the chip 10 and the PCB 12 in order to account for different thermal expansion rates between the chip 10 and the PCB 12. After the chips 10 are placed in contact with the surface mount adhesive 46, the surface mount adhesive 46 is cured for 10 minutes at 60°C.

After the surface mount adhesive 46 is cured, conductive epoxy 14 is dispensed between each of the external contact points 18 and the terminals 20 on the PCB 12. This is accomplished with conventional X/Y liquid dispense mechanism 40. The conductive epoxy 14 is then cured at 120°C for 60 minutes.

As in the first embodiment, the last step is to coat all the chips 10 on the PCB 12, test the PCB 12, and then pack the PCB 12 for shipment.

This second embodiment has the advantage of allowing each connection between the external contact points 18 and the terminals 20 to be visually inspected, since the chips 10 are attached face-up.

In summary, a method and apparatus has been disclosed that attaches chips 10 to a substrate using conductive epoxy 14, thereby reducing the steps and cost associated with producing memory modules.

The foregoing descriptions of specific embodiments of 30 the present invention have been presented for purposes of illustration and description. They are not intended to be exhaustive or to limit the invention to the precise forms disclosed, and it should be understood that modifications and variations are possible in light of the 35 above teaching. The embodiments were chosen and described in order to best explain the principles of the invention and its practical application, to thereby enable others skilled in the art to best utilize the invention and various embodiments with various modifications as are suited to the particular use contemplated. It is intended that the scope of the invention be defined by the Claims appended hereto and their equivalents.

CLAIMS

- 1. A semiconductor chip package, comprising:
- a substrate having a plurality of terminals;
- a semiconductor chip on said substrate, said 5 semiconductor chip including,
 - a plurality of inner bond pads,
 - a first insulation layer covering said chip,
 - a first plurality of holes in said first insulation layer exposing said inner bond pads,
- a metal layer disposed over said first insulation layer in contact with said inner bond pads,
 - a second insulation layer disposed over said metal layer, and
- a second plurality of holes in said second insulation 15 layer exposing selected portions of said metal layer to form external connection points; and

electrically conductive epoxy disposed between said external connection points of said semiconductor chip and said terminals of said substrate, thereby electrically connecting said semiconductor chip to said substrate.

- 2. A semiconductor chip package as in Claim 1, wherein said substrate is a printed circuit board.
- 3. A semiconductor chip package as in Claim 1, wherein said semiconductor chip is disposed on said substrate face-down such that said external connection points are positioned directly above said terminals on said substrate.
- 4. A semiconductor chip package as in Claim 2, wherein said semiconductor chip includes four edges and said external contact points are located on said semiconductor chip internally from said edges.

- 5. A semiconductor chip package as in Claim 1, wherein said semiconductor chip is disposed on said substrate face-up such that said external connection points face-away from said terminals on said substrate.
- 6. A semiconductor chip package as in Claim 5, wherein said semiconductor chip includes four edges and said external contact points are located along the edges of said semiconductor chip.
- 7. A semiconductor chip package as in Claim 6, wherein said semiconductor chip includes beveled edge walls and said electrically conductive epoxy extends down from said external contact points along said beveled edge walls to said terminals on said substrate.
 - 8. A method for producing a multichip package, said method comprising the steps of:

providing inner bond pads on said chip; covering said chip with a first insulation layer;

forming a first plurality of holes in said first insulation layer to expose said inner bond pads;

disposing a metal layer over said first insulation layer such that said metal layer is in contact with said inner bond pads;

disposing a second insulation layer over said metal layer;

exposing selected portions of said metal layer to form external connection points;

providing a substrate having a plurality of terminals;

15 and

disposing conductive epoxy between said external connection points of said chip and said terminals of said substrate to electrically connect said chip to said substrate.

- 9. A method as in Claim 8, further comprising the step of disposing said chip is on said substrate face-down such that said external connection points are positioned directly above said terminals on said substrate.
- 10. A method as in Claim 9, further comprising the steps of:

providing said chip with four edges; and forming said external contact points on said chip internally from said edges.

- 11. A method as in Claim 8, further comprising the step of disposing said substrate face-up on said substrate such that said external connection points face-away from said terminals on said substrate.
- 12. A method as in Claim 11, further comprising the steps of:

providing said chip with four edges; and forming said external contact points along the edges of said chip.

13. A method as in Claim 12, further comprising the steps of:

providing said chip with beveled edge walls; and dispensing said electrically conductive epoxy from said external contact points along said beveled edge walls to said terminals on said substrate.

- 14. A flip-chip package, comprising:
- a printed circuit board having a plurality of terminals;
 - a flip-chip including,


four edges;


- a plurality of inner bond pads,
- a first insulation layer covering said flip-chip,
- a first plurality of holes in said first insulation 10 layer exposing said inner bond pads,
 - a metal layer disposed over said first insulation layer in contact with said inner bond pads
 - a second insulation layer disposed over said metal layer, and
- a second plurality of holes in said second insulation layer exposing selected portions of said metal layer to form external connection points, said external connection points being located on said flip-chip internally from said edges;
- said flip-chip disposed on said printed circuit board face-down such that said external connection points are positioned directly above said terminals on said printed circuit board; and
- electrically conductive epoxy disposed between said external connection points of said flip-chip and said terminals of said printed circuit board, thereby electrically connecting said chip to said printed circuit board.

- 15. A chip package, comprising:
- a printed circuit board having a plurality of terminals;
 - a chip including,
- 5 four edges;
 - a plurality of inner bond pads,
 - a first insulation layer covering said chip,
 - a first plurality of holes in said first insulation layer exposing said inner bond pads,
- a metal layer disposed over said first insulation layer in contact with said inner bond pads
 - a second insulation layer disposed over said metal layer,
- a second plurality of holes in said second insulation 15 layer exposing selected portions of said metal layer to form external connection points, said external connection points being located along said edges of said chip, and

beveled edge walls;

said chip disposed on said printed circuit board faceup; and electrically conductive epoxy disposed along said
beveled edge walls between said external contact points of
said chip and said terminals of said printed circuit board,
thereby electrically connecting said chip to said printed
circuit board.












FIG. 2










all the source of the contract of






FIG. 8




FIG. 9

INTERNATIONAL SEARCH REPORT

In...national application No...PCT/US95/16704

A. CLASSIFICATION OF SUBJECT MATTER IPC(6):H01R 9/09; H05K 7/02; H01L 23/485 US CL:Please See Extra Sheet. According to International Patent Classification (IPC) or to both national classification and IPC	
US CL: Please See Extra Sheet. According to International Patent Classification (IPC) or to both national classification and IPC	
According to International Patent Classification (IPC) or to both national classification and IPC	
The state of the s	
B. FIELDS SEARCHED	
Minimum documentation searched (classification system followed by classification symbols)	
U.S. : 174/260,261; 257/700,723,724,737,738; 361/760,767-770,773,774,779,820; 437/208,209,215; 439/66,68	
Documentation searched other than minimum documentation to the extent that such documents are included in the fields	searched
Electronic data base consulted during the international search (name of data base and, where practicable, search term	s used)
C. DOCUMENTS CONSIDERED TO BE RELEVANT	
	to claim No.
JP, A, 63-56925 (NEC CORPORATION) 11 MARCH 1988, 1-15 See figures 1 and 2.	
Further documents are listed in the continuation of Box C. See patent family annex.	
Special categories of cited documents: T later document published after the international filing dail date and not in conflict with the application but cited to un	te or priority
Special categories of cited documents: 'T' document defining the general state of the art which is not considered to be of particular relevance earlier document published on or after the international filing date 'X' document of particular relevance: the claimed invention 'X' document of particular relevance the claimed invention considered novel or capped by considered to war the international filing date.	nderstand the
Special categories of cited documents: The later document published after the international filing date and not in conflict with the application but cited to ur principle or theory underlying the invention. The later document published after the international filing date and not in conflict with the application but cited to ur principle or theory underlying the invention. The later document published after the international filing date and not in conflict with the application but cited to ur principle or theory underlying the invention. The later document published after the international filing date and not in conflict with the application but cited to ur principle or theory underlying the invention. The later document published after the international filing date and not in conflict with the application but cited to ur principle or theory underlying the invention. The later document published after the international filing date and not in conflict with the application but cited to ur principle or theory underlying the invention considered novel or cannot be considered to involve an invention and cited to ur principle or theory underlying the invention considered novel or cannot be considered to involve an invention and cited to ur principle or theory underlying the invention considered novel or cannot be considered to involve an invention and cited to ur principle or theory underlying the invention considered novel or cannot be considered to involve an invention and cited to ur principle or theory underlying the invention considered novel or cannot be considered to underlying the invention considered novel or cannot be considered to involve an invention cited to considered novel or cannot be considered to involve an invention cited to considered novel or cannot be considered to involve an invention cited to considered novel or cannot be considered novel or cannot be considered to involve an invention cited to considered novel or cannot be considered novel or cannot be considered novel or cannot be consi	on cannot be niventive step
Special categories of cited documents: The later document published after the international filing date date and not in conflict with the application but cited to ur principle or theory underlying the invention. The later document published after the international filing date date and not in conflict with the application but cited to ur principle or theory underlying the invention. The later document published after the international filing date date and not in conflict with the application but cited to ur principle or theory underlying the invention. The later document published after the international filing date date and not in conflict with the application but cited to ur principle or theory underlying the invention considered novel or cannot be considered to involve an invention when the document is taken alone. The later document published after the international filing date date and not in conflict with the application but cited to ur principle or theory underlying the invention considered novel or cannot be considered to involve an invention when the document is taken alone. The later document published after the international filing date date and not in conflict with the application but cited to ur principle or theory underlying the invention. The later document published after the international filing date date and not in conflict with the application but cited to ur principle or theory underlying the invention considered novel or cannot be considered to involve an invention when the document is taken alone. The later document published after the international filing date. The later document published after the international filing date and not in conflict with the application but cited to ur principle or theory underlying the invention considered novel or cannot be considered to involve an invention considered novel or cannot be considered to involve an invention considered novel or cannot be considered to involve an invention considered novel or cannot be considered to involve an invention	on cannot be nventive step
Special categories of cited documents: The document defining the general state of the art which is not considered to be of particular relevance: earlier document published on or after the international filing date. document which may throw doubts on priority claim(s) or which is cited to establish the publication date of another cutation or other special reason (as specified) document referring to an oral disclosure, use, exhibition or other means document published prior to the international filing date but later than the priority date claimed. The later document published after the international filing date and not in conflict with the application but cited to use of alter the international filing date. The later document published after the international filing date out of particular relevance: the claimed invention considered novel or cannot be considered to involve an inventive step when the combined with one or more other such documents, such being obvious to a person skilled in the art document member of the same patent family	on cannot be nventive step
Special categories of cited documents: document defining the general state of the art which is not considered to be of particular relevance earlier document published on or after the international filing date document which may throw doubts on priority claim(s) or which is cited to establish the publication date of another citation or other special reason (as specified) document referring to an oral disclosure, use, exhibition or other means document published prior to the international filing date but later than the priority date claimed document is taken alone The later document published after the international filing date and not in conflict with the application but cited to use of a date and not in conflict with the application but cited to use of a date and not in conflict with the application but cited to use of a date and not in conflict with the application but cited to use of a date and not in conflict with the application but cited to use of a date and not in conflict with the application but cited to use of a date and not in conflict with the application but cited to use of a date and not in conflict with the application but cited to use of a document of particular relevance; the claimed invention considered to involve an inventive step when the combined with one or more other such documents, such being obvious to a person skilled in the art document member of the same patent family	on cannot be nventive step
Special categories of cited documents: document defining the general state of the art which is not considered to be of particular relevance earlier document published on or after the international filing date document which may throw doubts on priority claim(s) or which is cited to establish the publication date of another citation or other special reason (as specified) document referring to an oral disclosure, use, exhibition or other means document published prior to the international filing date but later than the priority date claimed To later document published after the international filing date of attention or other means. To later document published after the international filing date out considered not in conflict with the application but cited to use principle or theory underlying the international filing date out considered novel or cannot be considered to involve an inventive step when the combined with one or more other such documents, such being obvious to a person skilled in the art document member of the same patent family the of the actual completion of the international search Date of mailing of the international search report	on cannot be nventive step
Special categories of cited documents: document defining the general state of the art which is not considered to be of particular relevance: earlier document published on or after the international filing date document which may throw doubts on priority claim(s) or which is cited to establish the publication date of another citation or other special reason (as specified) document referring to an oral disclosure, use, exhibition or other means document published prior to the international filing date but later than the priority date claimed I MARCH 1996 The later document published after the international filing date of another considered to unconsidered to involve an inventive set when the document of particular relevance; the claimed invention considered to involve an inventive step when the document of particular relevance; the claimed invention considered to involve an inventive step when the document of particular relevance; the claimed invention considered to involve an inventive step when the document of particular relevance; the claimed invention considered to involve an inventive step when the document of particular relevance; the claimed invention considered to involve an inventive step when the document of particular relevance; the claimed invention considered to involve an inventive step when the document of particular relevance; the claimed invention considered to involve an inventive step when the document of particular relevance; the claimed invention considered to involve an inventive step when the document of particular relevance; the claimed invention of considered to involve an inventive step when the document of particular relevance; the claimed invention of considered to involve an invention of the considered to involve an invention of considered to involve an invention of the inventio	on cannot be nventive step
Special categories of cited documents: document defining the general state of the art which is not considered to be of particular relevance: earlier document published on or after the international filing date document which may throw doubts on priority claim(s) or which is cited to establish the publication date of another citation or other special reason (as specified) document referring to an oral disclosure, use, exhibition or other means document published prior to the international filing date but later than the priority date claimed document published prior to the international filing date but later than the priority date claimed MARCH 1996 That document published after the international filing date date and not in conflict with the application but cited to un considered or theory underlying the invention of the invention or other document is taken alone "Y" document of particular relevance: the claimed invention or other combined with one or more other such documents, such being obvious to a person skilled in the art document member of the same patent family Date of mailing of the international search report 17 APR 1996	on cannot be nventive step

INTERNATIONAL SEARCH REPORT

International application No. PCT/US95/16704

A. CLASSIFICATION OF SUBJECT MATTER:
US CL :
174/260,261; 257/700.723,724,737,738; 361/760,767-770,773,774,779,820; 437/208,209,215; 439/66,68,69,83,91

Form PCT/ISA/210 (extra sheet)(July 1992)*

DOCKET NO: GR98 # 4137 P SERIAL NO: 09/761,594 APPLICANT: Hacke et al. LERNER AND GREENBERG P.A. P.O. BOX 2480 HOLLYWOOD, FLORIDA 33022 TEL. (954) 925-1100